


Berry DG15 Discrete/UMA Schematics Document

Arrandale

Intel PCH

2010-02-03

REV : A00



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

Berry

Rev

A00

Date: Wednesday, February 10, 2010

Sheet 1 of 92

Berry Block Diagram (Discrete/UMA co-lay)

Project code : 91.4HH01.001
PCB P/N : 48.4HH01.0SA
Revision : 09909-1

CPU DC/DC		47
INPUTS	OUTPUTS	
+PWR_SRC	+VCC_CORE	
SYSTEM DC/DC		49
INPUTS	OUTPUTS	
+PWR_SRC	+1.05V_VTT	
SYSTEM DC/DC		46
INPUTS	OUTPUTS	
+PWR_SRC	+5V_ALW2 +3.3V_RTC_LDO +5V_ALW +3.3V_ALW +15V_ALW	
SYSTEM DC/DC		50
INPUTS	OUTPUTS	
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VTT +V_DDR_REF	
SYSTEM DC/DC		53
INPUTS	OUTPUTS	
+PWR_SRC	+CPU GFX_CORE	
VGA		89
INPUTS	OUTPUTS	
+PWR_SRC	+VGA_CORE	
TI CHARGER		45
INPUTS	OUTPUTS	
+DC_IN +PBATT	+PWR_SRC	
SYSTEM DC/DC		51
INPUTS	OUTPUTS	
+3.3V_ALW	+1.8V_RUN +1.8V_RUN_VGA	
SYSTEM DC/DC		90
INPUTS	OUTPUTS	
+1.5V_SUS +5V_ALW +3.3V_ALW	+1.0V_RUN_VGA	
Switches		
INPUTS	OUTPUTS	
+1.5V_SUS +5V_ALW +3.3V_ALW	+1.5V_RUN +5V_RUN +3.3V_RUN	
PCB LAYER		
L1: Top L2: VCC L3: Signal L4: Signal L5: GND L6: Bottom		

1. Park-XT; 512MB
(64Mx16b*4)
Dell P/N: 9TGTN\$AA HYNIX
Dell P/N: C995R\$AA SAMSUNG
2. Park-XT; 1GB (128Mx16b*4)
Dell P/N: PXFYJ\$AA HYNIX
Dell P/N: C09DT\$AA SAMSUNG
(1 and 2 co-lay)

Clock Generator
SLG8SP585 7

VRAM
1GB/512MB
85, 86, 87, 88

DDR3
800MHz

Park-XT
(Discrete only)
80, 81, 82, 83, 84

Intel CPU
Arrandale
8, 9, 10, 11, 12, 13, 14

DDRIII 800/1066 Channel A
Slot 0 18

DDRIII 800/1066 Channel B
Slot 1 19

Discreet/UMA Co-lay

HDMI Level shifter 57

LVDS(Dual Channel)

RGB CRT

HDMI 57

LCD 54

CRT Board 77

Left Side:
USB x 2

Bluetooth 73

CAMERA 54

FDI x 4x2 (UMA only)

DMI x 4

Intel PCH
14 USB 2.0/L1 ports
ETHERNET (10/100/1000Mb)
High Definition Audio
SATA ports (6)
PCI Express (8)
LPC I/F
ACPI 1.1
PCI/PCI BRIDGE
20, 21, 22, 23, 24, 25, 26, 27, 28

Mini-Card 802.11a/b/g

10/100 NIC Realtek RTL8103T-VB

RJ45 CONN

ESATA/USB Combo

Mini-Card WWAN

SIM

Right Side: USB x 1

CardReader Realtek RTS5159 78

SD/MMC+/MS/MS Pro/xD

Internal Analog MIC

HP1

MIC IN

Azalia CODEC IDT 92HD79B1 30

2CH SPEAKER

Flash ROM 4MB 62

LPC debug port 70

HDD 59

ODD 59

KBC NUVOTON NPCE781BA0DX 37

Flash ROM 256kB 62

Touch PAD 58

Int. KB 58

Thermal Main: G7922
Sec: EM62102

Fan 58



<Core Design>


DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Block Diagram


Size A3 Document Number Berry

Date: Wednesday, February 10, 2010 Sheet 2 of 92







KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



Calpella Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#/GPIO51	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO133	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE1	RESERVED
LANE2	MiniCard WLAN
LANE3	LAN
LANE4	W-WAN
LANE5	RESERVED
LANE6	RESERVED
LANE7	H55/HM55 no support
LANE8	H55/HM55 no support

USB Table

USB	
Pair	Device
0	USB2 (CRT Board)
1	USB3 (CRT Board)
2	WLAN (I/O Board)
3	
4	CARD READER
5	BLUETOOTH
6	HM55 no support
7	HM55 no support
8	USB1 (I/O Board)
9	USB0 (I/O Board ESATA)
10	RESERVED
11	W-WAN (I/O Board)
12	RESERVED
13	CAMERA

SATA Table


SATA	
Pair	Device
0	HDD
1	ODD
2	HM55 no support
3	HM55 no support
4	ESATA
5	RESERVED


Processor Strapping


Calpella Schematic Checklist Rev.0_7






Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Table of Content</i>			
Size A3	Document Number <i>Berry</i>	Rev <i>A00</i>	
Date: Wednesday, February 10, 2010	Sheet 6	of	92




[illegible]




VSS (AP34) can be left NC in CRB implementation; EDS/DG recommendation to GND.








The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale
VTT=1.05V; Clarksfield
VTT=1.1V





<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size A3	Document Number <i>Berry</i>	Rev A00
------------	---------------------------------	-------------------

Date: Wednesday, February 10, 2010	Sheet 15 of 92
------------------------------------	----------------

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size A3	Document Number <i>Berry</i>	Rev A00
------------	---------------------------------	-------------------

Date: Wednesday, February 10, 2010	Sheet 16 of 92
------------------------------------	----------------

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size A3	Document Number Berry	Rev A00
Date: Wednesday, February 10, 2010	Sheet 17 of	92




SEC. 62.10017.P11



Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30


If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32




Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34


SO-DIMMB is placed farther from the Processor than SO-DIMMA

-Core Design-






WWW.AliSaler.Com




<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (DM I/FDI/PM)	
Size	Document Number	Rev		
	Berry	A00		
Date: Monday, March 29, 2010	Sheet 22	of	92	



SSID = PCH



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		PCH (SPI/RTC/LPC/SATA/IHDA)	
Size	Document Number	Rev	
	Berry	A00	
Date:	Monday, March 29, 2010	Sheet	24 of 92





PCH (GPIO/CPU)

Rev

A00

Sheet 25 of 92






<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER2)**

Size: Document Number: **Berry** Rev: **A00**

Date: Wednesday, February 10, 2010 Sheet 27 of 92




<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (VSS)	
Size	Document Number	Rev		
	Berry	A00		
Date:	Wednesday, February 10, 2010	Sheet	28	of 92

<Core Design>




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size A3	Document Number <i>Berry</i>	Rev A00
------------	---------------------------------	-------------------

Date: Wednesday, February 10, 2010	Sheet 29 of 92
------------------------------------	----------------



<Core Design>

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size A3	Document Number <i>Berry</i>	Rev A00
------------	---------------------------------	-------------------

Date: Wednesday, February 10, 2010	Sheet 31 of 92
------------------------------------	----------------

<Core Design>




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Berry	Rev A00
Date: Wednesday, February 10, 2010	Sheet 33 of	92

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
Berry

Date: Wednesday, February 10, 2010

Rev
A00

Sheet 34 of 92

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Berry


Date: Wednesday, February 10, 2010

Reserved

Rev
A00

Sheet 35 of 92

<Core Design>




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size A3	Document Number Berry	Rev A00
Date: Wednesday, February 10, 2010	Sheet 36 of 92	




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Berry		Rev A00
Date:	Wednesday, February 10, 2010		Sheet 38 of 92


1. Place near CPU PWM CORE and PCH.

Layout notice :
Both DN1 and DP1 routing 10 mil trace width and 10 mil spacing.




3.VGA Sensor (DISCRETE Only)

Layout notice :
Both VGA_THERMDA and VGA_THERMDC routing 10 mil trace width and 10 mil spacing.



Layout notice :
Both DN3 and DP3 routing 10 mil trace width and 10 mil spacing.



GND = Channel 1
OPEN = Channel 3
+3.3V = Disabled

GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale

GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale

GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale

GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale

GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale

GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale

GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale

GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale

GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale

GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale

GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale

EMC2102_FAN_TACH <<< EMC2102_FAN_TACH 58
EMC2102_FAN_DRIVE >>> EMC2102_FAN_DRIVE 58

THERM_SCL 37
THERM_SDA 37

THERM_POWER_OK#
THERMTRIP#

CLK_IN 18
CLK_SEL 17
CLK_SEL 17
RESET# 16
RESET# 16

EMC2102_VDD_3D3
EMC2102_FAN_TACH
EMC2102_FAN_DRIVE
THERM_SCL
THERM_SDA
THERM_POWER_OK#
THERMTRIP#

EMC2102_SHDN
EMC2102_FAN mode
A00-20100204
R3911
OR0402-PAD

EMC2102_SHDN
EMC2102_FAN mode
A00-20100204
R3911
OR0402-PAD

EMC2102_SHDN
EMC2102_FAN mode
A00-20100204
R3911
OR0402-PAD

EMC2102_SHDN
EMC2102_FAN mode
A00-20100204
R3911
OR0402-PAD

EMC2102_SHDN
EMC2102_FAN mode
A00-20100204
R3911
OR0402-PAD

EMC2102_SHDN
EMC2102_FAN mode
A00-20100204
R3911
OR0402-PAD

EMC2102_SHDN
EMC2102_FAN mode
A00-20100204
R3911
OR0402-PAD

EMC2102_SHDN
EMC2102_FAN mode
A00-20100204
R3911
OR0402-PAD

EMC2102_FAN_TACH <<< EMC2102_FAN_TACH 58
EMC2102_FAN_DRIVE >>> EMC2102_FAN_DRIVE 58

THERM_SCL 37
THERM_SDA 37

THERM_POWER_OK#
THERMTRIP#

CLK_IN 18
CLK_SEL 17
CLK_SEL 17
RESET# 16
RESET# 16

EMC2102_VDD_3D3
EMC2102_FAN_TACH
EMC2102_FAN_DRIVE
THERM_SCL
THERM_SDA
THERM_POWER_OK#
THERMTRIP#

EMC2102_SHDN
EMC2102_FAN mode
A00-20100204
R3911
OR0402-PAD

EMC2102_SHDN
EMC2102_FAN mode
A00-20100204
R3911
OR0402-PAD

EMC2102_SHDN
EMC2102_FAN mode
A00-20100204
R3911
OR0402-PAD

EMC2102_SHDN
EMC2102_FAN mode
A00-20100204
R3911
OR0402-PAD

EMC2102_SHDN
EMC2102_FAN mode
A00-20100204
R3911
OR0402-PAD

EMC2102_SHDN
EMC2102_FAN mode
A00-20100204
R3911
OR0402-PAD


EMC2102_SHDN
EMC2102_FAN mode
A00-20100204
R3911
OR0402-PAD

EMC2102_SHDN
EMC2102_FAN mode
A00-20100204
R3911
OR0402-PAD

<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title Thermal/Fan Controllor EMC2102			
Size	Document Number	Rev	A00
Custom	Berry		
Date:	Tuesday, April 06, 2010	Sheet	39 of 92

<Core Design>




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Berry	Rev A00
Date: Wednesday, February 10, 2010	Sheet 40 of	92

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size
A3

Document Number
Berry


Date: Wednesday, February 10, 2010

Rev
A00


Sheet 41 of 92



Run Power



<Core Design>




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size A3	Document Number Berry	Rev A00
Date: Wednesday, February 10, 2010	Sheet 43 of	92

Batt Connector




For actual location, need to be swap all pin

Close to Batt Connector




<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title BATT CONN			
Size A4	Document Number Berry		Rev A00
Date: Monday, March 29, 2010	Sheet 44	of 92	



This Resistor must be 1% tolerance.

2009/08/04




TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz

SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
Operating Mode	COA Auto Skip	Auto Skip	FWM only


EN0	Open	520KΩ to GND	GND
Operating Mode	enable both LDOs, VCXIN on and ready to turn on switcher channels	enable both LDOs, VCXIN off and ready to turn on switcher channels	disable all circuit

TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz

```
I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 2.2uH P3MC063T-2R2NN Cyntec 18mohm/20mohm Isat =14Arms 68.2R210.20C
O/P cap: 220U 6.3V PSLV0327(2M) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00L
O/P cap: 100U 6.3V TP6SLB20J107M(45)JR 45mOhm 1.374Arms NEC_TOKIN/77.C1071.08I
H/S: FDS8880 9.6mohm/12mOhm@4.5Vg/ 84.08880.037
L/S: FDS6676AS 5.9mOhm/7.25mOhm@4.5Vg/ 84.06676.A37
```



<Core Design>




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved



Size A3	Document Number Berry	Rev A00
Date: Wednesday, February 10, 2010	Sheet 48 of	92



Frequency setting	
470K	-->290KHz
200K	-->340KHz
100K	-->380KHz
39K	-->430KHz

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.6mohm/1.8mohm Isat=25Arms 68.R5610.10D
O/P cap: 330U 2.5V EEFSX0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01
H/S: S1S406DN/ POWERPAK-8/ 11.5mOhm/14.5mOhm @4.5Vgs/ 84.00406.037
L/S: S1S402DN/ POWERPAK-8/ 6.4mOhm/8mohm@4.5Vgs/ 84.00402.037

<Core Design>







State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.8mohm Isat=25Arms 68.R5610.10D
O/P cap: 220U 2V EEPXC0D221ER 15mOhm 2.7Arms PANASONIC/ 79.22719.20L
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037
Switching freq->>400KHz

5 S3 Power Reduction X01 20091111



Design Current = 14.45A
22.71A<OCP< 26.84A

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPS51116 +1.5V SUS**

Size: Custom Document Number: **Berry** Rev: **A00**

Date: Monday, March 29, 2010 Sheet 50 of 92

SSID = PWR.Plane.Regulator_1p8v

APL5930 for +1.8V_RUN




<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		APL5930 +1.8V_RUN	
Size	Document Number	Rev	
A3	Berry	A00	
Date: Monday, March 29, 2010		Sheet	51 of 92

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Berry

Date: Wednesday, February 10, 2010

Rev
A00

Sheet 52 of 92

Reserved







Title	TPS51611 +GFX CORE(UMA)
-------	--------------------------------

Size A2	Document Number Berry	Rev A00
------------	---------------------------------	-------------------

SSID = VIDEO


x02-20091208

LVDS CONNECTOR




SSID = Inverter

INVERTER POWER



SSID = VIDEO


LCD POWER




DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsein 221, Taiwan, R.O.C.

Title		
LCD/Inverter Connector		
Size	Document Number	Rev
A3	Berry	A00
Date:	Monday, March 29, 2010	Sheet 54 of 92


LVDS Channel A



Panel BL brightness/Power En/BL En




LVDS Channel B



<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LVDS Switch			
Size	Document Number	Rev	
	Berry		A00
Date:	Monday, March 29, 2010	Sheet	55 of 92

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


LVDS Switch

Size
A3

Document Number
Berry


Rev
A00

Date: Wednesday, February 10, 2010Sheet 56 of 92




ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




SSID = Thermal


Fan Connector



SATA HDD Connector



ODD Connector



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
HDD/ODD			
Size A3	Document Number Berry	Rev A00	
Date: Monday, March 29, 2010	Sheet 59	of	92

LINE1
OUT



X02-20100206



DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Audio Jack

Rev

400

Sheet 60 of 92

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number <i>Berry</i>	Rev A00
------------	---------------------------------	-------------------


Date: Wednesday, February 10, 2010	Sheet 61 of 92
------------------------------------	----------------

IO Board USB Power


USB POWER SW
Main UP7534BRA8-15 P/N:74.07534.079
SEC AP2101MPG-13 P/N: 74.02101.079




CRT Board USB Power



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Berry		Rev A00
Date: Wednesday, February 10, 2010		Sheet 64	of 92

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Berry


Date: Wednesday, February 10, 2010

Reserved


Rev
A00

Sheet 65 of 92


Power LED (White)





SATA HDD LED (White)




Battery LED1 (White)




Battery LED2 (Amber)



Power button LED (White)



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Berry


Date: Wednesday, February 10, 2010

Rev
A00


Sheet 67 of 92

```
SSID = Touch.Pad
```


Internal KeyBoard Connector



TouchPad Connector



KB Backlight Connector



<Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad


Size
A3

	Document Number
--	-----------------

Rev	4.00
-----	------

Date: Monday, March 29, 2010

Sheet 68 of 92



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4

Document Number


Berry

Rev


A00

Date: Monday, March 29, 2010


Sheet 69 of 92




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>Dubug connector</i>			
Size A4	Document Number <i>Berry</i>		Rev <i>A00</i>
Date: Monday, March 29, 2010	Sheet 70 of		92

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RESERVED			
Size A4	Document Number Berry		Rev A00
Date: Wednesday, February 10, 2010		Sheet 71 of	92

<Core Design>




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size A3	Document Number Berry	Rev A00
Date: Wednesday, February 10, 2010	Sheet 72 of	92

Bluetooth Module conn.



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Bluetooth

Size
A3


Document Number
Berry

Rev
A00

Date: Monday, March 29, 2010

Sheet 73 of 92

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved


Size A3	Document Number <i>Berry</i>	Rev A00
------------	---------------------------------	-------------------

Date: Wednesday, February 10, 2010	Sheet 74 of 92
------------------------------------	----------------

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Berry		Rev A00
Date: Wednesday, February 10, 2010		Sheet 75 of	92

IO Board CONN 80 pin




<Core Design>

DELL		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: IO Board Connector			
Size: A3	Document Number: Berry	Rev: A00	
Date: Monday, March 29, 2010	Sheet: 76	of: 92	

SSID = SDIO

Card Reader connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN

Size
A4

Document Number



Berry

Rev


A00

Date: Monday, March 29, 2010


Sheet 78 of 92




CPU Thermal module hole







GPU Thermal module hole




stand off












EMI Reserve



EMI Reserve




X01 RF Reserved-20091118




<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		UNUSED PARTS/EMI Capacitors	
Size	Document Number	Rev	
A3	Berry	A00	
Date:	Wednesday, February 10, 2010	Sheet	79 of 92



CONFIGURATION STRAPS				RECOMMENDED SETTINGS	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				0= DO NOT INSTALL RESISTOR 1 = INSTALL 3K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE	
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS		RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing		X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled		X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.		0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.		?	0
RESERVED	GPIO8	RESERVED		0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller		0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size		X X X	0 0 1 (256MB)
RESERVED	GPIO21	RESERVED		0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device		X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.		X	0
RSVD	H2SYNC	RESERVED		0	0
RSVD	GENERICC	RESERVED		0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI		X	1
AUD[0]	VSYSN			X	1




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **GPU PCIE/STRAPPING(1/5)**

Size **A3** Document Number **Berry** Rev **A00**

Date: Monday, March 29, 2010 Sheet 80 of 92



****This basic topology should be used for DRAM_RST for DDR3/GDDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory ,DRAM Load and board to pass Reset Signal Spec.**




Designator	For Mannhatton	For M96-M2/M92-
R_MEM_1	10K	2.2nF
R_MEM_2	51R	0R/Short
R_MEM_3	DNI	DNI
C_MEM	68pF	10K

DDR3/GDDR3 Memory Stuff Option(Mad/Park) DDR3/GDDR3 Memory Stuff Option(M92/M96)




























	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R


	GDDR3	DDR3
MVDDQ	1.8V/1.5V	1.5V
Ra	40.2R	100R
Rb	100R	100R


DVPPDATA[0:3]	Description
0001	DDR3 Hynix-H5TQ1G63BFR-12C (800MHz) 64M*16
0011	DDR3 Hynix-H5TQ2G63BFR-12C (800MHz) 128M*16
0010	DDR3 SAMSUNG H4W2G64GB-HC12 (800MHz) 128M*16
0000	DDR3 SAMSUNG-K4W1G1646E-HC12 (800MHz) 64M*16



Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC













For M97/M96, DPF_VDD18 can be shared with DPE_VDD18
 For M97/M96, DPF_VDD10 can be shared with DPE_VDD10

For dual link DVI using DPA and DPB, DPA_VDDxx and DPB_VDDxx can be shared respectively
 For dual link DVI using DPC and DPD, DPC_VDDxx and DPD_VDDxx can be shared respectively

For dual link LVDS, DPE_VDDxx and DPF_VDDxx can be shared respectively












		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM3,4 (2/4)			
Size	Document Number	Rev	
Custom	Berry	A00	
Date:	Monday, March 29, 2010	Sheet	86 of 92







Park-XT

PWRCNTL_0	PWRCNTL_1	+VGA_CORE
H	H	0.9V
L	H	0.95V
H	L	1.05V
L	L	1.12V

Madison-LP

PWRCNTL_0	PWRCNTL_1	+VGA_CORE
H	H	0.9V
L	H	0.95V
L	L	1.12V

M96-LP

PWRCNTL_0	PWRCNTL_1	+VGA_CORE
H	H	0.9V
L	H	0.95V
L	L	1.0V


I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.6mohm/1.8mohm Isat=25Arms 68.R5610.10D
O/P cap: 330U 2.5V PSLV0E337M(15) 15mOhm 2.88Arms NEC_TOKIN/ 77.C3371.10L
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037

<Core Design>

DELL


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
RT8208B +VGA CORE			
Size	Document Number	Rev	
A3	Arsenal DJ1 Discrete	A00	
Date:	Wednesday, March 31, 2010	Sheet 89	of 92




+3.3V_RUN_VGA


X02-20091208




APL5930KAI for +1.0V RUN VGA




red word: KBC GPIO



(DC mode)



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size A3	Document Number Berry	Rev A00
------------	---------------------------------	-------------------

Date: Wednesday, February 10, 2010	Sheet 92 of 92
------------------------------------	----------------